來源cnBeta (Full RSS)•較早收集於 10m
Intel 採用 ASML 新一代光刻機生產 Panther Lake 晶片
AI 硬體的關鍵基礎設施更新：Intel 的製造轉型將影響未來邊緣 AI 晶片的供應。
30 秒速覽
有什麼變化
Intel 採用 ASML 最新光刻機製造旗艦晶片
為什麼重要
此合作透過利用卓越的製造精度，增強了 Intel 在高階行動晶片市場的競爭力。這標誌著 Intel 在重奪製程領先地位的代工策略中邁出了關鍵一步。
下一步行動
密切關注 Intel 的代工路線圖更新，以評估 AI 加速邊緣運算硬體的潛在產能變化。
誰應關注：Developers & AI Engineers
關鍵要點
- •Intel 採用 ASML 最新光刻機製造旗艦晶片
- •專注於 Panther Lake 架構的製造效率提升
- •策略性掌握先進半導體生產設備的使用
深度解析
本篇為 AI 生成分析，非原文內容。
增強重點摘要
- •Panther Lake is manufactured on the Intel 18A process node, which leverages High-NA EUV lithography to achieve higher transistor density and improved power efficiency [1].
- •The integration of ASML's High-NA EUV (EXE:5000/5200) systems marks a critical shift in Intel's foundry strategy to regain process leadership against TSMC [1].
- •Panther Lake utilizes Intel's Foveros 3D packaging technology, allowing the integration of disparate chiplets (tiles) manufactured on different process nodes [1].
- •The adoption of these lithography tools is part of Intel's '5 nodes in 4 years' roadmap, specifically targeting the transition from RibbonFET gate-all-around transistors [1].
- •Intel's use of High-NA EUV is intended to reduce the number of multi-patterning steps required in traditional EUV, thereby lowering defect rates and production cycle times [1].
競品分析
Transistor Architecture
- Intel Panther Lake (18A)
- RibbonFET (GAA)
- TSMC N2 (2nm)
- NanoFlex (GAA)
- Samsung 2nm (SF2)
- MBCFET (GAA)
Lithography
- Intel Panther Lake (18A)
- High-NA EUV
- TSMC N2 (2nm)
- EUV (Low-NA) / Multi-patterning
- Samsung 2nm (SF2)
- EUV (Low-NA)
Primary Focus
- Intel Panther Lake (18A)
- Mobile/High-Performance
- TSMC N2 (2nm)
- High-Performance/AI
- Samsung 2nm (SF2)
- Mobile/Foundry
Status (as of 2026)
- Intel Panther Lake (18A)
- In Production
- TSMC N2 (2nm)
- In Production
- Samsung 2nm (SF2)
- In Production
| Feature | Intel Panther Lake (18A) | TSMC N2 (2nm) | Samsung 2nm (SF2) |
|---|---|---|---|
| Transistor Architecture | RibbonFET (GAA) | NanoFlex (GAA) | MBCFET (GAA) |
| Lithography | High-NA EUV | EUV (Low-NA) / Multi-patterning | EUV (Low-NA) |
| Primary Focus | Mobile/High-Performance | High-Performance/AI | Mobile/Foundry |
| Status (as of 2026) | In Production | In Production | In Production |
技術深入
- Process Node: Intel 18A (1.8nm class).
- Transistor Type: RibbonFET (Gate-All-Around).
- Power Delivery: PowerVia (Backside power delivery network).
- Lithography Equipment: ASML High-NA EUV (EXE:5000 series).
- Packaging: Foveros 3D chiplet architecture.
- Compute Tile: Likely utilizes Cougar Cove P-cores and Skymont E-cores.
前景展望基於引用來源的 AI 分析
Intel will achieve process node parity with TSMC by late 2026.
Successful high-volume manufacturing of Panther Lake on 18A validates the maturity of Intel's High-NA EUV and PowerVia technologies.
Foundry margins will improve significantly due to reduced multi-patterning steps.
High-NA EUV allows for single-exposure patterning on critical layers, reducing the complexity and cost associated with traditional EUV multi-patterning.
時間線
2021-07
Intel announces '5 nodes in 4 years' roadmap including Intel 18A.
2022-02
Intel confirms adoption of ASML High-NA EUV for future process nodes.
2024-04
Intel receives the first High-NA EUV machine (EXE:5000) at its Oregon facility.
2025-05
Intel 18A process node reaches high-volume manufacturing readiness.
2026-06
Panther Lake chips enter mass production phase using 18A and High-NA EUV.
- 2021-07Intel announces '5 nodes in 4 years' roadmap including Intel 18A.
- 2022-02Intel confirms adoption of ASML High-NA EUV for future process nodes.
- 2024-04Intel receives the first High-NA EUV machine (EXE:5000) at its Oregon facility.
- 2025-05Intel 18A process node reaches high-volume manufacturing readiness.
- 2026-06Panther Lake chips enter mass production phase using 18A and High-NA EUV.
AI 週報
閱讀本週精選 AI 大事摘要 →
AI 策展新聞聚合。所有內容版權歸原始發布者所有。
原始來源： cnBeta (Full RSS) ↗
每週電子報
每週一封，可隨時退訂。