IBM achieves breakthrough in sub-1nm chip design

Read original on BBC Technology

#semiconductors#hardware-innovation#nanotechnologyibm-sub-1nm-chip-technologyibm

Sub-1nm chips are the future of AI compute; understand the architectural shifts that will power next-gen AI hardware.

30-Second TL;DR

What Changed

IBM developed a 'block of flats' vertical stacking architecture for transistors.

Why It Matters

This advancement could eventually lead to significantly more powerful and energy-efficient AI hardware, potentially overcoming current scaling limits in GPU and NPU development.

What To Do Next

Monitor IBM's research publications for updates on thermal management and power efficiency metrics for sub-1nm architectures.

Who should care:Researchers & Academics

Key Points

•IBM developed a 'block of flats' vertical stacking architecture for transistors.
•The breakthrough enables chip manufacturing processes below the 1nm threshold.
•The technology is currently in the research stage with no immediate commercial production timeline.

Deep Insight

AI-generated analysis for this event — not the original article.

Enhanced Key Takeaways

•The 'block of flats' architecture refers to Complementary Field-Effect Transistor (CFET) technology, which allows n-type and p-type transistors to be stacked vertically rather than placed side-by-side.
•This design utilizes nanosheet transistor technology, an evolution from the FinFET architecture that has dominated semiconductor manufacturing for the past decade.
•IBM's research utilizes Extreme Ultraviolet (EUV) lithography, specifically leveraging high-numerical aperture (High-NA) EUV tools to achieve the precision required for sub-1nm features.
•The breakthrough addresses the 'short-channel effect'—a common issue in shrinking transistors where gate control over the current flow diminishes as dimensions decrease.
•IBM is collaborating with partners in the Albany NanoTech Complex to refine the material science required to prevent quantum tunneling, which typically destabilizes transistors at these scales.

Competitor Analysis

Architecture

IBM (CFET/Nanosheet): Vertical CFET
TSMC (Nanosheet/GAA): Gate-All-Around (GAA)
Intel (RibbonFET/GAA): Gate-All-Around (GAA)

Status

IBM (CFET/Nanosheet): Research/Prototype
TSMC (Nanosheet/GAA): Production (2nm)
Intel (RibbonFET/GAA): Production (20A/18A)

Focus

IBM (CFET/Nanosheet): Density/Power Efficiency
TSMC (Nanosheet/GAA): High-Volume Manufacturing
Intel (RibbonFET/GAA): Performance/Power Scaling

Feature	IBM (CFET/Nanosheet)	TSMC (Nanosheet/GAA)	Intel (RibbonFET/GAA)
Architecture	Vertical CFET	Gate-All-Around (GAA)	Gate-All-Around (GAA)
Status	Research/Prototype	Production (2nm)	Production (20A/18A)
Focus	Density/Power Efficiency	High-Volume Manufacturing	Performance/Power Scaling

Technical Deep Dive

Architecture: Complementary FET (CFET) design enabling 3D stacking of nFET and pFET devices.
Transistor Type: Gate-All-Around (GAA) Nanosheets providing superior electrostatic control compared to traditional FinFETs.
Lithography: High-NA EUV (0.55 NA) required for patterning sub-1nm critical dimensions.
Material Science: Integration of high-k metal gates and advanced channel materials to mitigate leakage currents at atomic scales.
Interconnects: Utilization of backside power delivery networks to reduce resistance and improve signal integrity in dense layouts.

Future ImplicationsAI analysis grounded in cited sources

CFET architecture will become the industry standard for nodes beyond 1.4nm.

Standard planar and FinFET architectures face physical scaling limits that only vertical stacking can overcome to maintain Moore's Law.

High-NA EUV adoption will significantly increase the cost per wafer for sub-1nm chips.

The complexity of the optical systems and the required multi-patterning steps for sub-1nm features drive up capital expenditure for foundries.

Timeline

2017-06

IBM unveils the industry's first 5nm process node test chip.

2021-05

IBM announces the world's first 2nm chip technology.

2022-12

IBM and partners demonstrate advancements in nanosheet scaling at Albany NanoTech.

2024-04

IBM expands research into vertical transport and CFET structures.

2017-06
IBM unveils the industry's first 5nm process node test chip.
2021-05
IBM announces the world's first 2nm chip technology.
2022-12
IBM and partners demonstrate advancements in nanosheet scaling at Albany NanoTech.
2024-04
IBM expands research into vertical transport and CFET structures.