Intel 288MB bLLC Cache Targets AMD 3D V-Cache

🔑 Enhanced Key Takeaways

• •Intel's bLLC implementation differs fundamentally from AMD's 3D V-Cache; rather than using vertical die-stacking, Intel utilizes a larger compute tile design (approx. 154mm² vs. 98mm² for standard tiles) to integrate the cache directly.
• •The 288MB bLLC capacity is achieved in dual-compute-tile configurations (e.g., 52-core flagship), while single-compute-tile variants are limited to 144MB of bLLC.
• •The bLLC architecture is part of the upcoming 'Nova Lake-S' desktop CPU platform, which will introduce new 'D' and 'DX' product suffixes to distinguish these cache-heavy enthusiast models from standard SKUs.

🛠️ Technical Deep Dive

• •Architecture: Nova Lake-S platform utilizing Coyote Cove P-cores and Arctic Wolf E-cores.
• •Die Configuration: Dual-compute-tile 'DS' variants feature 52 cores (16P+32E+4LPE) for the 288MB bLLC SKU.
• •Cache Layout: Rumored structure of 4*(2x12MB) per P-cluster and 3x12MB per E-cluster, totaling 288MB in flagship models.
• •Die Size: bLLC-enabled compute tiles measure approximately 154mm², significantly larger than the 98mm² standard compute tiles.
• •Power/Thermal: High-end bLLC SKUs are rumored to have PBP (Processor Base Power) reaching up to 175W, with early PL2 estimates significantly higher.

🔮 Future ImplicationsAI analysis grounded in cited sources

⏳ Timeline