Rapidus Secures $1.7B for 2nm Mass Production

🔑 Enhanced Key Takeaways

• •Rapidus has begun distributing design kits (PDK) for 2nm processes to initial customers as of early February 2026, marking a transition from technology demonstration to practical commercialization with fabless companies like Apple and Google entering initial supply discussions[3].
• •The company plans to scale production capacity from 6,000 to 25,000 wafers per month within one year of mass production launch, requiring installation and calibration of over 200 advanced manufacturing tools across lithography, etch, deposition, inspection, and metrology systems[4].
• •IBM is establishing a new office in Japan and providing 2nm-class manufacturing expertise at Rapidus' Chitose plant, with prototyping having commenced in April 2025 and the company now targeting 1.4nm node production by 2029[1].
• •Private funding has exceeded ¥160 billion as of February 5, 2026, surpassing the FY2025 target of ¥130 billion, with strategic investors including Dai Nippon Printing (DNP) who is developing EUV lithography photomasks for 2nm production[1][2].
• •Japanese megabanks are structuring staged loans totaling approximately 2 trillion yen (~$12 billion) to be provided from fiscal 2027 onward, with public funding covering high-risk R&D phases while private capital scales once production viability is demonstrated[5].

🛠️ Technical Deep Dive

• •2nm GAA Transistor Architecture: Rapidus successfully prototyped 2nm gate-all-around (GAA) transistors at its Chitose plant, confirming targeted electrical characteristics. GAA structures increase fabrication complexity compared to previous FinFET nodes, making yield optimization the most critical technical hurdle[3][4].
• •Manufacturing Equipment: Mass production requires installation of 200+ tools spanning lithography, etch, deposition, inspection, and metrology systems. Coordinated ramp-up of these systems is essential before yield stabilization can begin[4].
• •EUV Lithography Photomasks: DNP is developing manufacturing processes for 2nm generation EUV lithography photomasks, which enable formation of finer patterns on silicon wafers compared to current technologies, supporting higher performance and lower power consumption[2].
• •Computational Lithography Acceleration: Nvidia is collaborating with Rapidus to provide accelerated computational lithography and inspection capabilities, achieving up to 70x acceleration in lithography computation and 100x acceleration in design simulation calculations at TSMC[4].
• •Process Technology Transfer: IBM is providing 2nm-class manufacturing expertise and overseeing core semiconductor production systems. The company is also targeting 1.4nm nodes using new heat-modeling technology co-developed with Synopsys and backed by DARPA[1].

🔮 Future ImplicationsAI analysis grounded in cited sources

⏳ Timeline