Loongson 32/64-Core Matches Old Intel CPU

💡Chinese 64-core CPU rivals Intel—key for AI infra sovereignty & cost savings
⚡ 30-Second TL;DR
What Changed
Fully autonomous instruction set and architecture adopted by Loongson.
Why It Matters
Boosts China's chip independence, offering alternative server hardware amid US export restrictions. Relevant for AI/HPC workloads seeking non-x86 options. May lower costs for domestic data centers.
What To Do Next
Benchmark Loongson 3C6000 on MLPerf for AI inference viability in server clusters.
Key Points
- •Fully autonomous instruction set and architecture adopted by Loongson.
- •3A/B desktop CPUs: 4-8 cores; 3C6000 servers: 16-64 cores.
- •Performance equivalent to 2021-era 40-core Intel processors.
- •Initial applications in dedicated and compute servers from 2025.
- •Batch sales production planned for 2024.
🧠 Deep Insight
AI-generated analysis for this event — not the original article.
🔑 Enhanced Key Takeaways
- •Loongson's 3C6000 series utilizes the 'Dragon Core' microarchitecture, which incorporates proprietary 'Loongson Binary Translation' (LBT) technology to improve compatibility with x86 and ARM instruction sets.
- •The 3C6000 series employs a multi-chip module (MCM) design, utilizing a high-speed interconnect fabric to link multiple silicon dies, which is critical for achieving the 64-core scalability mentioned.
- •Strategic adoption is heavily focused on China's 'Xinchuang' (IT innovation) policy, which mandates the replacement of foreign hardware in government and critical infrastructure sectors to ensure supply chain sovereignty.
📊 Competitor Analysis▸ Show
| Feature | Loongson 3C6000 | Intel Xeon (Ice Lake/Sapphire Rapids) | AMD EPYC (Milan/Genoa) |
|---|---|---|---|
| ISA | LoongArch (Proprietary) | x86-64 | x86-64 |
| Core Count | Up to 64 | Up to 40 (Ice Lake) | Up to 96 (Genoa) |
| Ecosystem | Emerging (Linux-based) | Mature (Windows/Linux/Enterprise) | Mature (Windows/Linux/Enterprise) |
| Primary Market | Chinese Government/State-owned | Global Enterprise/Cloud | Global Enterprise/Cloud |
🛠️ Technical Deep Dive
- Architecture: LoongArch RISC-based ISA, designed to be fully independent of MIPS, x86, or ARM patents.
- Interconnect: Uses the 'Loongson Core-to-Core' (LCC) interconnect, allowing for cache-coherent multi-socket configurations.
- Manufacturing: Produced primarily on domestic Chinese nodes (likely SMIC 7nm or 14nm processes, depending on the specific batch).
- Memory Support: Supports multi-channel DDR4/DDR5 memory controllers to mitigate bandwidth bottlenecks in high-core-count server configurations.
- Security: Integrates a hardware-based 'Trusted Execution Environment' (TEE) and secure boot mechanisms to meet Chinese national security standards.
🔮 Future ImplicationsAI analysis grounded in cited sources
⏳ Timeline
Weekly AI Recap
Read this week's curated digest of top AI events →
👉Related Updates
AI-curated news aggregator. All content rights belong to original publishers.
Original source: cnBeta (Full RSS) ↗
This is a summary, not the original. Read the source, or get the weekly briefing.
The weekly digest
One email a week. Unsubscribe anytime.