FlashAttention-4: 1613 TFLOPs/s on Blackwell
💡Attention kernels now match matmul speed on Blackwell—huge for fast inference
⚡ 30-Second TL;DR
What Changed
1613 TFLOPs/s BF16 forward on B200 (71% utilization)
Why It Matters
Dramatically boosts inference speed on new NVIDIA GPUs, making attention as fast as matmul. Enables faster local LLM serving on B200/H100. Python kernel unlocks rapid iteration for developers.
What To Do Next
Update to vLLM 0.17.0 and test on B200 for automatic FlashAttention-4 gains.
Key Points
- •1613 TFLOPs/s BF16 forward on B200 (71% utilization)
- •2.1-2.7x faster than Triton, 1.3x over cuDNN 9.13
- •vLLM 0.17.0 auto-enables on B200; supports Llama, Mistral
- •Hopper/Blackwell only; Python CuTe-DSL compiles in 2.5s
🧠 Deep Insight
AI-generated analysis for this event — not the original article.
🔑 Enhanced Key Takeaways
- •FlashAttention-4 utilizes a novel 'persistent kernel' architecture that minimizes global memory round-trips by keeping intermediate attention states in the B200's increased on-chip SRAM, a departure from the tiling strategies used in FlashAttention-2.
- •The CuTe-DSL implementation allows for just-in-time (JIT) specialization of the attention kernel based on specific sequence lengths and head dimensions, reducing the overhead typically associated with static kernel compilation.
- •Integration with PyTorch FlexAttention enables dynamic switching between FlashAttention-4 and standard kernels based on hardware detection, allowing for seamless deployment across mixed-GPU clusters containing both Hopper and Blackwell architectures.
📊 Competitor Analysis▸ Show
| Feature | FlashAttention-4 | Triton (Standard) | cuDNN 9.13 |
|---|---|---|---|
| Architecture | CuTe-DSL (Python) | Triton-DSL | C++/CUDA |
| B200 Performance | 1613 TFLOPs/s | ~600 TFLOPs/s | ~1240 TFLOPs/s |
| Compilation Time | 2.5s | Variable (JIT) | Pre-compiled |
| Flexibility | High (JIT specialized) | High | Low (Fixed kernels) |
🛠️ Technical Deep Dive
- Kernel Architecture: Employs a persistent thread-block design that maintains KV-cache blocks in registers and L1 cache across multiple iterations, significantly reducing HBM bandwidth pressure.
- CuTe-DSL Utilization: Leverages the CuTe library's layout algebra to automate the mapping of attention tensors to the Blackwell Tensor Core memory hierarchy, optimizing for the B200's specific warp-level matrix operations.
- Memory Management: Implements a custom asynchronous copy pipeline that overlaps data movement from HBM to SRAM with the compute-heavy GEMM operations, effectively hiding memory latency.
- Precision Support: Optimized specifically for BF16 and FP8 (E4M3) accumulation, utilizing the Blackwell-specific hardware support for high-throughput FP8 matrix multiplication.
🔮 Future ImplicationsAI analysis grounded in cited sources
⏳ Timeline
Weekly AI Recap
Read this week's curated digest of top AI events →
👉Related Updates
AI-curated news aggregator. All content rights belong to original publishers.
Original source: Reddit r/LocalLLaMA ↗
This is a summary, not the original. Read the source, or get the weekly briefing.
Weekly AI briefing
One email a week. Unsubscribe anytime.