🏠Stalecollected in 3m

ASML High-NA EUV Ready for Mass Production

PostLinkedIn
🏠Read original on IT之家

💡High-NA EUV unlocks advanced AI chips – track for inference hardware shifts

⚡ 30-Second TL;DR

What Changed

High-NA EUV achieves 80% uptime, processed 500k silicon wafers

Why It Matters

Paves way for next-gen AI chips amid surging demand, benefiting OpenAI and others. High cost may strain budgets but unlocks performance gains critical for AI scaling.

What To Do Next

Monitor ASML customer announcements from TSMC/Intel for High-NA EUV deployment timelines.

Who should care:Enterprise & Security Teams

🧠 Deep Insight

Web-grounded analysis with 4 cited sources.

🔑 Enhanced Key Takeaways

  • ASML achieved a breakthrough increasing EUV light source power from 600W to 1,000W using three lasers firing at 100,000 tin droplets per second, enabling 50% higher throughput by 2030.[1][2]
  • Intel, Samsung, and SK Hynix are the first adopters of High-NA EUV, with Samsung receiving its first Twinscan EXE:5200B in late 2025 and SK Hynix installing one in September 2025 for DRAM development.[3]
  • High-NA EUV features a numerical aperture increase from 0.33 to 0.55, resolving 8nm features per exposure for 1.4nm logic chips and advanced DRAM.[3]

🛠️ Technical Deep Dive

  • Twinscan EXE:5200C model offers over 185 wafers per hour (WpH) output and matched machine overlay (MMO) performance below 0.9nm, scheduled for next year.[2]
  • Numerical aperture upgraded from 0.33 NA (13nm resolution) to 0.55 NA (8nm resolution) for finer feature patterning.[3]
  • Future 1,000W EUV source targets 330 wafers per hour by 2030, doubling tin droplet rate to 100,000 per second.[1][2]

🔮 Future ImplicationsAI analysis grounded in cited sources

High-NA EUV mass production starts in 2027-28
ASML CEO Christophe Fouquet stated that Intel, Samsung, and SK Hynix will lead adoption for 1.4nm chips, per Nikkei reports.[3]
EUV throughput reaches 330 wafers/hour by 2030
1,000W light source breakthrough enables 50% productivity increase from current 220 wafers/hour, reducing chip costs by 33%.[1]
ASML EUV revenues surge significantly in 2026
Customer migration to 3nm logic and HBM DRAM layers drives demand, boosting stock 26% year-to-date.[1]

Timeline

2025-09
SK Hynix installs first Twinscan EXE:5200B High-NA EUV at DRAM fab
2025-12
Samsung receives first Twinscan EXE:5200B High-NA EUV unit
2026-01
Samsung receives second High-NA EUV unit for 2nm foundry lines
2026-02
ASML announces High-NA EUV ready for mass production with 500k wafers processed
📰

Weekly AI Recap

Read this week's curated digest of top AI events →

👉Related Updates

AI-curated news aggregator. All content rights belong to original publishers.
Original source: IT之家