來源Digital Trends•較早收集於 17m
TSMC 預計 2029 年亞 1 奈米晶片
#semiconductors#process-node#chip-scalingtsmc-sub-1nm-chipstsmcapple
💡TSMC 亞 1 奈米突破驅動未來 Apple AI 硬體（28 字元）
⚡ 30 秒速覽
有什麼變化
亞 1 奈米試產預計 2029 年
為什麼重要
亞 1 奈米晶片可提升 Apple 裝置邊緣 AI 效能，讓從業者更有效率地進行裝置上推論。此舉加劇 AI 硬體生態競爭。
下一步行動
檢視 TSMC 投資者網站最新製程路線圖，用於 AI 晶片設計規劃。
誰應關注：Researchers & Academics
關鍵要點
- •亞 1 奈米試產預計 2029 年
- •超越現行 2 奈米製程節點
- •可能整合至 Apple 矽晶
- •TSMC 主導半導體路線圖進展
🧠 深度解析
本篇為 AI 生成分析，非原文內容。
🔑 增強重點摘要
- •TSMC is reportedly referring to this sub-1nm node as the 'A10' process, representing the next major evolution following the A16 (1.6nm) and A14 (1.4nm) nodes.
- •The transition to sub-1nm is expected to rely heavily on the adoption of High-NA EUV (Extreme Ultraviolet) lithography machines, which are essential for the increased precision required at these dimensions.
- •TSMC is exploring new materials beyond traditional silicon, such as 2D materials like molybdenum disulfide (MoS2), to overcome physical limitations and leakage issues inherent at the sub-1nm scale.
📊 競品分析▸ Show
| Feature | TSMC (A10/Sub-1nm) | Intel (10A/1.0nm) | Samsung (SF1.4/1.4nm) |
|---|---|---|---|
| Target Production | 2029 | 2027-2028 | 2027 |
| Primary Tech | High-NA EUV / 2D Materials | High-NA EUV / RibbonFET | GAAFET / MBCFET |
| Focus | Density & Power Efficiency | Performance/Watt | Power/Area/Performance |
🛠️ 技術深入
- •Transition from FinFET to Gate-All-Around (GAA) architectures, specifically TSMC's NanoFlex/Nanosheet technology, is a prerequisite for sub-1nm scaling.
- •Utilization of High-NA EUV lithography (0.55 numerical aperture) to reduce multi-patterning complexity and improve feature resolution.
- •Implementation of backside power delivery networks (BSPDN) to decouple power and signal routing, reducing IR drop and improving transistor density.
- •Research into transition metal dichalcogenides (TMDs) as channel materials to replace silicon, offering better electrostatic control at atomic-scale gate lengths.
🔮 前景展望基於引用來源的 AI 分析
Moore's Law will face a critical physical barrier regarding quantum tunneling at the sub-1nm node.
As gate lengths approach atomic dimensions, electron leakage via quantum tunneling becomes a dominant factor that traditional silicon-based transistors cannot easily mitigate.
Capital expenditure for semiconductor fabrication will reach record highs due to High-NA EUV equipment costs.
The extreme cost of High-NA EUV machines, exceeding $350 million per unit, necessitates massive scale to achieve profitability.
⏳ 時間線
2022-06
TSMC begins mass production of N3 (3nm) process technology.
2024-04
TSMC announces the A16 (1.6nm) process node, featuring backside power delivery.
2025-08
TSMC initiates risk production for the 2nm (N2) process node.
📰
AI 週報
閱讀本週精選 AI 大事摘要 →
👉相關動態
AI 策展新聞聚合。所有內容版權歸原始發布者所有。
原始來源： Digital Trends ↗
每週電子報
每週一封，可隨時退訂。